


# How to calculate clock jitter from phase noise

◇The way of calculating jitter of a clock signal from the phase noise measured with the signal analyzer is mentioned.

**\* Application \***

Connection block diagram




Signal analyzer MSA538

**\* Solution \***

- The clock jitter is computable from the phase noise level measured with the signal analyzer.
- The instantaneous jitter can also be measured by real time acquisition.

Moreover, it is also possible to obtain the RMS jitter for a long period of time by averaging.



The spectrum shown at left is obtained when a clock signal with PLL is measured by the signal analyzer. In this case, the noise component which causes a clock jitter can be approximated by the area of shaded region. The clock jitter  $C_j$  (Deg) is obtained from the following equation based on the phase noise  $P_n$  (dBc/Hz) and the bandwidth  $B_w$  (Hz).

$$C_j = \frac{180}{\pi} \sqrt{2 \cdot 10^{\{(P_n+B_w)/10\}}}$$

When the clock frequency is  $F_c$  [Hz], the jitter time  $T_j$  [s] is as follows.

$$T_j = \frac{C_j}{360 \cdot F_c}$$

- In case of  $F_c=1\text{GHz}$ , the values of  $C_j$  and  $T_j$  based on typical phase noise and bandwidth are shown in table below.

Phase noise [dBc/Hz]	$C_j$ [deg]			
	10kHz BW	100kHz BW	1MHz BW	10MHz BW
-60	8.10	25.62	81.02	256.23
-70	2.56	8.10	25.62	81.02
-80	0.81	2.56	8.10	25.62
-90	0.26	0.81	2.56	8.10
-100	0.08	0.26	0.81	2.56

Phase noise [dBc/Hz]	$T_j$ [ps] @1GHz			
	10kHz BW	100kHz BW	1MHz BW	10MHz BW
-60	22.51	71.18	225.06	711.75
-70	7.12	22.51	71.18	225.06
-80	2.25	7.12	22.51	71.18
-90	0.71	2.25	7.12	22.51
-100	0.23	0.71	2.25	7.12

**\* System configuration \***

- Signal analyzer[MSA538] × 1
- Lithium-ion battery [MB400] × 1
- SMA-SMA cable 1.5m [MC303] × 1
- Adapter N(P)/SMA(J) [MA306] × 1