

How to calculate clock jitter from phase noise

CRONIX

♦The way of calculating jitter of a clock signal from the phase noise measured with the signal analyzer is mentioned.

* Application *



* Solution *

- The clock jitter is computable from the phase noise level measured with the signal analyzer.
- The instantaneous jitter can also measured by real time acquisition.

Moreover, it is also possible to obtain the RMS jitter for a long period of time by averaging.



The spectrum shown at left is obtained when a clock signal with PLL is measured by the signal analyzer. In this case, the noise component which causes a clock jitter can be approximated by the area of shaded region. The clock jitter Cj (Deg) is obtained from the following equation based on the phase noise Pn (dBc/Hz) and the bandwidth Bw (Hz).

$$Cj = \frac{180}{\pi} \sqrt{2 \cdot 10^{\{(Pn+Bw)/10\}}}$$

When the clock frequency is Fc $\left[Hz\right]$, the jitter time Tj $\left[s\right]$ is as follows.

$$Tj = \frac{Cj}{360 \cdot Fc}$$

■ In case of Fc=1GHz, the values of Cj and Tj based on typical phase noise and bandwidth are shown in table below.

Cj [deg]							
Phase noise	10kHz	100kHz	1MHz	10MHz			
[dBc/Hz]	BW	BW	BW	BW			
-60	8.10	25.62	81.02	256.23			
-70	2.56	8.10	25.62	81.02			
-80	0.81	2.56	8.10	25.62			
-90	0.26	0.81	2.56	8.10			
-100	0.08	0.26	0.81	2.56			

Tj [ps] @1GHz							
Phase noise	10kHz	100kHz	1MHz	10MHz			
[dBc/Hz]	BW	BW	BW	BW			
-60	22.51	71.18	225.06	711.75			
-70	7.12	22.51	71.18	225.06			
-80	2.25	7.12	22.51	71.18			
-90	0.71	2.25	7.12	22.51			
-100	0.23	0.71	2.25	7.12			

* System configurationtion *

Signal analyzer[MSA538]	$\times 1$
Lithium-ion battery [MB400]	$\times 1$
SMA-SMA cable 1.5m [MC303]	$\times 1$
Adapter N(P)/SMA(J) [MA306]	$\times 1$

MICRONIX Corporation

2987-2 Kobiki-cho, Hachioji-shi, Tokyo Japan Tel: +81-42-637-3667 Fax:+ 81-42-637-0227 URL http://www.micronix-jp.com E-mail micronix_e@micronix-jp.com

2014/1